Locatie:
5684PC BEST
Nederland
Contract:
Voltijds, Onbepaalde duur
Contact:
0404015200
Datum Gepubliceerd:
01 mei 2024
FPGA Design Verficiation Engineer (13267)
- Research & Development
- Noord-Brabant
- R&D
- 2 weken geleden
Jobomschrijving
Validatie engineer
Do you have Proven experience with FPGA design and verification using UVM and System Verilog and are you looking for the next step in your career?As an FPGA Design Verification Engineer, you will play a critical role in the development and verification of FPGA based hardware solutions. You will be responsible for designing, implementing, and executing test plans, as well as creating and maintaining test benches using Universal Verification Methodology (UVM) and Syste m Verilog.
Aanbod
The right candidate will be provided a challenging and varied position in a professional, high-tech environment. An appropriate salary based on your experience and education. Future prospects and excellent benefits are evident. After a period of
Anderen bekeken ook
Kwaliteitsmanager Food
- Westland Kaas B.V.
- Huizen
- 16 minuten geleden
Marketing Demo Lead
- ABB Schweiz AG
- DELFT
- 16 minuten geleden
(Senior) Research Associate, Product Discovery Immune-mediated Chronic Inflammatory Diseases (8098)
- CheckMark Labrecruitment
- UTRECHT
- 2 weken geleden
Hoofd Communicatie en Marketing Het Cultuurfonds
- Binoq B.V.
- Amsterdam
- 2 weken geleden
Docent Nederlands in Aalsmeer
- Yuverta vmbo Aalsmeer
- Aalsmeer
- 1 dag geleden
docent geschiedenis 2e graads
- Het Stedelijk
- Enschede
- 1 dag geleden