Locatie:
5684PC BEST
Nederland
Contract:
Voltijds, Onbepaalde duur
Contact:
0404015200
Datum Gepubliceerd:
15 mei 2024
FPGA Design Verficiation Engineer (13267)
- Research & Development
- Noord-Brabant
- R&D
- 3 weken geleden
Jobomschrijving
Validatie engineer
Do you have Proven experience with FPGA design and verification using UVM and System Verilog and are you looking for the next step in your career?As an FPGA Design Verification Engineer, you will play a critical role in the development and verification of FPGA based hardware solutions. You will be responsible for designing, implementing, and executing test plans, as well as creating and maintaining test benches using Universal Verification Methodology (UVM) and Syste m Verilog.
Aanbod
The right candidate will be provided a challenging and varied position in a professional, high-tech environment. An appropriate salary based on your experience and education. Future prospects and excellent benefits are evident. After a period of
Anderen bekeken ook
Business Development Representative (Polish & Russian speaking)
- Zoom
- Amsterdam
- 11 uur geleden
R&D Engineer Mechanics/Mechatronics
- ABB
- Ede
- 11 uur geleden
Software Engineer
- Deltadiagnostics
- Rotterdam
- 2 weken geleden
Senior R&D Programme Manager and Lab Coordinator (0.8-1FTE)
- Breda University of Applied Sciences
- Breda
- 3 weken geleden
Professional Program Engineering Noord regio Groningen
- Yacht
- Groningen
- 1 week geleden
Equipment Engineer / Laboratorium Technicus landelijk - Nederlandstalig regio Soest
- Yacht
- Soest
- 1 week geleden